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ABSTRACT
This paper describes the design and implementation of an
audio interface for the Patmos processor, which runs on an
Altera DE2-115 FPGA board. This board has an audio codec
included, the WM8731. The interface described in this work
allows to receive and send audio from and to the WM8731,
and to synthesize, store or manipulate audio signals writing
C programs for Patmos.
The structure of this project is integrated with the Patmos
project: new hardware modules have been added as IOs,
which allow the communication between the processor and
the audio codec. These modules include a clock generator
for the audio chip, ADC and DAC modules for the audio
conversion from analog to digital and vice versa, and an
I2C module which allows setting configuration parameters
on the audio codec. Moreover, a top module has been cre-
ated, which connects all the modules previously mentioned
between them, to Patmos and to the WM8731, using the ex-
ternal pins of the FPGA.
Simulations have been done using the Patmos emulator to
check the correct functionality of all the modules. After
that, the Patmos processor with the audio interface has been
synthesized and loaded into the Altera FPGA. C programs
have been written, and SignalTap, the logic analyzer from
Quartus, has been used to verify that the modules work as
expected.
The results show that the audio interface works as desired:
the implemented C programs show that the audio is input
and output to and from Patmos correctly, with the right
format and the expected sampling frequency. The analogue
audio signal output from the FPGA has been recorded using
an external audio interface, and the signals look exactly as
anticipated.
1. INTRODUCTION
The audio interface described in this paper is intended to be
used with the Patmos processor. Patmos is an open source
RISC ISAs with a load-store architecture, that is optimized
for Real-Time Systems. Patmos is part of a project founded
by the European Union called T-CREST (Time-predictable
Multi-Core Architecture for Embedded Systems).[5]
The majority of the hardware development for Patmos was
done with the hardware description language Chisel. Chisel
is an open-source Scala-based hardware description language
developed by the university of Berkeley. [3] All the develop-
ment in this project was also Chisel-based.
The development is based on the DE2-115 FPGA board from
Altera. Hence focuses this paper also on the communication
with the on board WM8731 audio codec from Wolfson.
The paper is organized as follows: The following Section 2
discusses the related work. Section 3 introduces the design
of the audio interface. Section 4 covers the implementations
in Chisel, VHDL and C as well as the FPGA integration
process. After that Section 5 presents the evaluation and
finally, section 6 concludes the paper.
2. RELATEDWORK
As mentioned before, this project has been developped us-
ing Patmos, the open source real-time RISC processor de-
velopped by T-CREST. There are many different versions of
the Patmos processor, including a multi-core version with 9
cores. But, for this project, the most simple 1-core version
has been used.
Jose´ Albiach discusses in his master thesis the FPGA im-
plementation for the WM8731 audio codec on an Altera UP3
board. In his work he briefly summarizes the functionality
and then describes his approach to interact with the audio
chip. In his work he suggest to divides the clock to generate
the needed clock signals for the audio chip. [1]
3. DESIGN
In the Altera data sheet for the DE2-115 Board the basic fea-
tures and concept of the Wolfson WM8731 audio encoder and
decoder can be found. The WM8731 has line-in and line-out
ports as well as a microphone-in. The chip can be config-
ured under use of the I2C bus to set parameters such as
the volume, the sampling frequency, and so on. The FPGA
pins connected to the audio chip are for input audio data
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(ADCDAT) and output audio data (DACDAT) as well as there
respective sampling clocks (ADCLRCK, DACLRCK), which are
used for synchronization. Furthermore a master clock input
for the chip is available (XCK), and an additional clock used
for the ADC and DAC (BCLK). Finally, there are two pins for
the I2C interface: data (SDAT) and clock (SCLK). [2, chapter
4.11]
It was necessary to consult the data sheet of the WM8731
for a better understating. It can be clearly seen from there
that there are two main separated parts: the digital audio
interface and the control interface. [4] According to this,
the design was split into smaller modules, in order to keep
a good structure of the system. An overview of the design
can be seen in Figure 1. Patmos and the created audio
interface communicate via the open core protocol. Applica-
tions on the Patmos processor can then write or read audio
data and configuration parameters to or from registers in the
audio interface. The ”AudioDAC” and ”AudioADC” compo-
nents exchange the content of the audio registers with the
audio chip in the correct format for the audio interface of
the WM8731. Likewise, the ”Audio I2C” component writes
the data and address of the configuration registers using the
I2C protocol. For both the conversion from digital to ana-
log and from analog to digital audio data, sampling clocks
are needed. Therefore, the clock generation unit generates
the master clock input (XCK) and the digital audio bit clock
(BCLK). Later these units will be described in more detail.
Figure 1: Overview of the Design
3.1 Audio Interface Component
The audio interface is designed to be the heart of the imple-
mentation which includes all the described components (see
Figure 1).
The audio interface has different registers in which Patmos
can write and read from. Depending on its functionality will
some registers only be readable.
Additionally, this component will specify the desired output
pins, which will be 1-bit outputs for the digital to analog
data (dacDat) and the sample rate clocks (dacLrc, adcLrc)
and a 1-bit input for the analog to digital data (adcDat).
The audio chip will be used in slave mode and will be clocked
by the FPGA hence there are also pins needed for the master
clock (XCK) and the bit clock (BCLK). Moreover, does the I2C
interface need two outputs (Data abd Clock). The data
signal is bidirectional (as it will be described in the next
subsection), so it needs both an input and output pin as
well as a write enable signal. This 3-state buffer design is
used because it is impossible to define inout types in Chisel.
Furthermore, this unit forwards the default configurations
from the hardware configuration XML file to the submod-
ules. The configuration parameters for the audio interface
include the audio data length, which can be either 16, 20,
24 or 32-bit, the sampling frequency (Fs) divider, which can
range from 8kHz to 96kHz, and finally the divider for the
clock signals into the audio codec (BCLK and XCLK). For this
last signal the divider value chosen is 6, to get a frequency of
13.33MHz into the audio codec from the 80MHz frequency
of Patmos.
3.2 Audio I2C Component
In the following the I2C communication with the audio chip
is described. If there is a reference to the clock always the
I2C clock is meant and not the clock from Patmos.
The datasheet states that the maximum clock frequency is
526 kHz. It was decided to select 200 kHz as the clock
frequency for SCLK, to be sure that there is enough time for
the slave to read the data.
I2C requires a start condition which is the data transition-
ing from high to low while the clock stays high. After the
start condition the slave address ( which is always 0011010)
needs to be submitted concatenated with the read write sig-
nal. The write signal has to be always zero, because it is a
write only device. After a successful delivery the device will
answer with an acknowledge by pulling the data signal one
clock cycle low. After that, the address for the configura-
tion register (7-Bit) and the data (9-bit) can be submitted
in two 8-bit chunks. The communication ends with a stop
condition were the data signal goes from low to high while
the clock is high.
Based on this setup configuration the sate machine shown
in figure 2 was created.
3.3 Audio ADC Component
The ”audio ADC” component is designed to receive audio
data from WM8731 and stores it into two audio registers for
the left and right data. The bitlength of this registers is
specified in the configuration XML file. In order to reduce
the power consumption, an enable signal is used, so that the
conversion is only done when Patmos requests so, setting the
enable signal to high. While converting, the data should not
be read, this is why the busy signal is used, so that Patmos
makes sure it does not read any invalid data.
For both the ADC and the DAC, the mode selected to re-
ceive or send audio data is the DSP Mode. As it can be seen
from figure 3 that first the LRC signal needs to be high for
one BCLK clock cycle. Then, the audio codec will send the
data of the left audio channel, and immediately after, the
right channel. Furthermore, it can be seen that the most
significant bit comes first. This communication mode is re-
ferred in the datasheet as the DSP mode A.
The time between each LRC pulse has to fit the sampling
frequency. The chosen sampling frequency is 48KHz, which
Figure 2: State machine for the I2C communication
the audio codec generates dividing its input clock, XCLK by
256. The WM8731 audio codec expects an input clock fre-
quency of 12.288MHz, to get 12.288∗10
6
256
= 48kHz. How-
ever, this 12.288MHz clock cannot be generated with an
integer divider from the 80MHz frequency of Patmos. One
possible solution would be to change the clock of Patmos.
Instead, the chosen solution has been to use a 13.33MHz
frequency of BCLK, so the resulting sampling frequency is
13.33∗106
256
= 52.08kHz. This is not an standard sampling
frequency value, but this is not extremely important here
as the audio quality does not decrease (it actually increases
slightly).
Figure 3: DSP Mode A (source: [4])
Based on this specification, the designed state machine for
this module is shown in figure 4.
Figure 4: State machine for the audio adc compo-
nent
3.4 Audio DAC Component
The ”audio DAC”component converts the output audio data,
which is stored in registers inside the ”audio interface” mod-
ule, to the format need for the WM8731. The chosen conver-
sion mode here is also DSP mode A, as in the ”Audio ADC”
component. Therefore, the design of the audio DAC is also
very similar to the ADC described in the previous section.
Instead of receiving audio data the data will be send to the
audio chip. The state machine used to design this module
in Chisel is not shown due to its similarity with the previous
one.
However, one of the main differences is that, in the ”audio
ADC”, the data pin (ADCDAT) is an input (output from the
audio codec), so it needs to be captured in the raising edge
of BCLK. Instead, in the ”audio DAC”, the audio data pin
(DACDAT) is an output (input to the audio codec): this means
that the data has to be writen in the pin in the falling edge
of BCLK, so that the audio chip can read the data on the
raising edge.
3.5 Audio Clock Generation Component
The WM8731 is set to slave mode, which means that it needs
to receive the master clock (XCLK) and the digital audio bit
clock (BCLK) from the FPGA. As it is stated in the datasheet
([4, p42]), the sampling rate of the audio device depends on
the XCLK value chosen. As explained before, none of these
frequencies could be matched, so a frequency of 13.33MHz
has been chosen to get a sample rate of 52.08kHz, which
is equally valid. These parameters can be easily changed
from the XML configuration file of Patmos and from the
configuration registers of the WM8731.
4. IMPLEMENTATION
This section briefly describes the implementation of the de-
sign in the Altera DE2-115 board, and points out challenges
and methods used to achieve a successful implementation.
All the files are publicly available at:
https://github.com/dsanz006/audio_patmos.git
4.1 I2C and ADC Implementation
The first goal was to get a minimal working solution and
then extend the working design. For a minimal working so-
lution it was both required to configure the registers and
write something on the ADC channel. Initially, in order to
verify that the modules mentioned before were implemented
correctly, the Patmos emulator was used. Figure 5 shows the
I2C waveform graph. It can be seen that first interface ad-
dress (0011010) plus the concatenate 0 are transmitted and
then the address and data signals. Also the clock length is
verified. After one 8-bit data is sent the we signal is set to
low to let the audio codec pull sdata down as an acknowl-
edge.
Figure 5: Simulation of the I2C communication
In figure 6, the simulation of DAC communication is shown.
It can be seen that the LRC signal comes first, and then the
left and right channel are transmitted.
Figure 6: Simulation of the DAC communication
4.2 SignalTap
One of the main difficulties during the synthesis on the
FPGA was that the configuration registers of the WM8731 are
read only: this means that it is not possible to check if data
was written on them correctly. With the help of the logic
analyzer, SignalTap, that Quartus provides it was possible
to get a better insight into what was happening. Looking
at the waveforms from SingalTap helped immensely because
it included the response of the audio chip. As it can be
seen in figure 7 the acknowledge signal comes as desired af-
ter every eight bit submitted. This means that the data is
being written into the configuration registers correctly. This
can also also verified by checking some of the configuration
parameters, such as the volume.
Again, SignalTap was used to check that the audio data was
being sent and received correctly into and from the WM8731.
Figure 7: SignalTap capture of the I2C communica-
tion
Looking at the digital audio signals it could be verified that
the format corresponds to DSP mode A, as expected. This
is shown in figure 8.
Figure 8: SignalTap capture of the audio DAC com-
munication in detail
In figure 9 a submission of two consecutive audio packets
can be seen. The LRCK signals are 1536 cycles apart. With
a clock period of 80MHz, this corresponds to a period of
19.2µs ( 1536
80∗106 ). So the frequency is
1
19.2∗10−6 = 52.08kHz.
The logic analyzer was also used here to make the signals
look exactly as it is specified in the datasheet.
Figure 9: SignalTap capture of the audio DAC com-
munication overview
4.3 C Implementation
All the work done, using the Chisel hardware description
language, is intended to make it easier to write programs to
manipulate audio in many ways: recording and processing
of a signal, synthesis, audio effects, and so on. It is much
more suitable to write audio processing programs in a pro-
gramming language such as C, and then run them on the
Patmos processor instead of describing them in hardware.
The C programs developed include the library (audio.c),
where some functions can be found to set up the configura-
tion registers, write and read audio to and from the audio
codec and synchronise the audio signals. Several test pro-
grams have been written which verify that this functions
work correctly. In a header file (audio.h) all the needed
addresses for the available registers are defined.
The two most important functions implemented are the ones
that read and write audio data from and to the WM8731. As
a design decision, it was chosen not to create any audio
buffer: this decision was chosen because Patmos is intended
to be a real-time processor, and audio buffers introduce a
delay from input to output, which can lead to a loss of the
real-time concept. Instead, it has been decided that each
audio sample is input, processed and output directly, with
a delay of only 1 sample: 19.2µs. The way the audio input
and output function works is very simple: data is simply
written or read to or from the audio data registers in the
audio interface (between Patmos and the WM8731). Then,
the hardware module takes care of transmitting this signal
to the WM8731 only when the device is not busy, so when
there is no conversion going on.
Additionally, it is necessary to synchronize each audio sam-
ple with the sampling frequency, to avoid overwriting the
same values of data. Therefore, two synchronisation func-
tions (for ADC and DAC) were created, which synchronize
with the sampling frequency by waiting for the LRC pulse.
Finally, there is a function available to change the volume
of the audio output. The volume can be set between +6
and -73 db. No functions have been implemented for other
configuration registers, because the only parameter that is
usually modified many times during execution is the volume.
4.4 FPGA Tests
A simple test created to validate the implementation is a
program to output a sine wave. While this test was running,
the analog output was recorded using an external audio in-
terface, and it could be confirmed that the output looked
exactly like a sinusoidal signal.
The second test was to output the data directly from the
input, without modifying it. This was done using a pro-
gram where the data from the input registers was copied into
the output registers, and then waiting to the synchroniza-
tion signal again. This program proved to work correctly:
a drum machine was used to generate a drum loop audio
signal, and it was recorded directly using the external audio
interface. After that, the same audio signal was recorded
again, but this time going into and out of the FPGA: both
signals looked exactly the same, and also sounded the same.
A more elaborated test was the implementation of a simple
delay effect. The input audio was mixed with a delayed copy
of input. The idea of the effect is illustrated in figure 10.
Using the keys on the FPGA, the user had the possibility to
manipulate the delay time from none to up to one second.
Furthermore, it was possible to change the volume of the
output.
Figure 10: Delay effect
5. EVALUATION
The final results of this project show to be very satisfac-
tory: the initial goal of designing an audio interface has been
achieved, and it has been proved that it works correctly,
both for inputting audio into Patmos, and for outputting it
as well.
The workflow has been done sequentially, where each module
has been simulated and tested in the FPGA before starting
to design and implement new modules. As explained before,
first the I2C module was implemented, then the DAC mod-
ule, which was tested by synthesizing a sinusoidal signal,
and finally the ADC module.
The C programs behave as expected, and the audio interface
is flexible with the audio codec: it allows changing parame-
ters easily, such as the sampling rate and the audio data bit
length, as well as some other parameters such as the input
and output volumes.
One of the main drawbacks of the design is the lack of an
audio buffer between the input and the output signal, which
is common in many computers, laptops, smartphones and
many electronic devices nowadays. However, as explained
before, this design decision was taken in order to reduce the
audio latency as much as possible. But the implementation
of an audio buffer is not difficult and can be considered as
part of the future work.
6. CONCLUSIONS
As said in the previous section, the results of this project
have proved to be satisfactory. An efficient audio interface
has been designed which allows writing audio programs to
Patmos.
We have learned a lot from different perspectives: first of all,
we have understood how a real processor can handle different
buses or ports which are connected to its IO pins, which is
a pure advanced computer architecture concept. But, apart
from that, we have also learned how an audio codec works,
what the main parameters and options are, and how to treat
audio signals, both in digital hardware and in software.
Last but not least, it is important to discuss the future work
that is related to this project. As mentioned before, the
implementation of an audio buffer can be easily done: this
would not only allow to relax the processor, but it would also
permit the easier implementation of some very extended au-
dio effects, such as the Fourier Frequency Transformation,
where audio signals are not treated as a single sample, but
as a block of samples instead. Apart from this, the use of
the multi-core version of Patmos can be very useful to accel-
erate some audio computation for big programs. The digital
hardware in the FPGA can also be used in the same way, for
audio processing acceleration. This is something very com-
mon for video and graphics acceleration, but it can provide
interesting improvements on audio computing as well.
7. ACKNOWLEDGMENTS
This paper was written with in the scope of the course Ad-
vanced Computer Architecture (02211) at the Technical Uni-
versity of Denmark in the spring of 2016.
We would like to thank Martin Schoeberl (masca@dtu.dk)
and Jens Sparsø (jspa@dtu.dk) for their support and super-
vision.
8. REFERENCES
[1] J. I. M. Albiach. Interfacing a processor core in fpga to
an audio system. Master’s thesis, Linko¨ping University,
2006.
[2] Altera. De2-115 user manual.
ftp://ftp.altera.com/up/pub/Altera_Material/
Boards/DE2-115/DE2_115_User_Manual.pdf. Date:
2016-04-19.
[3] J. Bachrach, K. Asanovic´, and J. Wawrzynek. Chisel
2.2 tutorial. Technical report, EECS Department, UC
Berkeley, July 2015.
[4] W. Microelectronics. Wm8731 - portable internet audio
codec with headphone driver and programmable sample
rates. http://www.cirrus.com/en/pubs/
proDatasheet/WM8731_v4.9.pdf. Date: 2016-04-19.
[5] M. Schoeberl, F. Brandner, S. Hepp, W. Puffitsch, and
D. Prokesche. Patmos reference handbook. Technical
report, DTU Compute, Technical University of
Denmark, October 2015.
